International Journal of Engineering Sciences & Research Technology

Technology (A Peer Reviewed Online Journal) Impact Factor: 5.164





Chief Editor Dr. J.B. Helonde

Executive Editor Mr. Somil Mayur Shah



[Jindal *et al.*, 9(5): May, 2020] ICTM Value: 3.00

ESRT

ISSN: 2277-9655 Impact Factor: 5.164 CODEN: IJESS7

INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY

DESIGN AND SYNTHESIS FOR DEEP LEARNING AND MULTILAYER NEURAL NETWORK ARCHITECTURE USING VHDL Radhika Jindal

DOI: 10.5281/zenodo.3865907

ABSTRACT

Artificial neural networks are extended on the basis of brain structure. Like the brain, ANNs can recognize patterns, handle facts and figures and be trained. They are prepared by artificial neurons which employ the quintessence of genetic neurons. In the research work, we have considered the 8 inputs ANN signal which is multiplied with their corresponding weights. The hardware chip is designed to support the system functionality in Xilinx ISE 14.2 software. The designed chip is simulated with Modelsim 10.0 software for test cases. The designed chip is also synthesized on SPARTAN-3E FPGA using VHDL programming and device hardware and timing parameters are also analyzed for the functionality of the chip.

KEYWORDS: Artificial Neural Network (ANN), FPGA, Xilinx ISE software.

1. INTRODUCTION

An ANN [1, 2] is based on a gathering of connected units or nodes called artificial neurons which loosely model the neurons in a biological brain. Each connection, like the synapses in a biological brain, can transmit a signal from one artificial neuron to another. An artificial neuron [3, 4] that receives a signal can process it and then signal supplementary artificial neurons connected to it. In general ANN implementations, the signal at a connection between artificial neurons are a real number, and the output of each artificial neuron is computed by some non-linear function of the sum of its inputs. The connections between artificial neurons are called 'edges'. Artificial neurons and edges typically have weights [5, 6] that adjust as knowledge proceeds. The weight increases or decreases the strength of the signal at a connection. Artificial neurons [3, 7] may have a threshold such that the signal is only sent if the aggregate signal crosses that threshold. Typically, artificial neurons are aggregated into layers. Different layers may perform different kinds of transformations on their inputs. Signals travel from the first layer (the input layer) to the last layer (the output layer), possibly after traversing the layers multiple times. The main objective of the ANN-based approach is to solve the real problems as the human brain is cable to solve. However, the computations will involve the functioning of specific tasks, leading to the deviations from biology. The artificial neural networks are applied for the different variability of tasks, including machine learning [10], computer vision, social networks, video games, network filtering, computer vision, speed recognition, machine translation, speech recognition, filtering, social network and medical applications.

ANN architecture



http://www.ijesrt.com© International Journal of Engineering Sciences & Research Technology
[191]





[Jindal et al., 9(5): May, 2020] ICTM Value: 3.00

The general model of the neural network is shown in fig. 1.3. It has the 'n' number of inputs. Let us consider that the inputs are p_1 , p_2 , p_3 ,..., p_n . These inputs are processed with their corresponding weights as w_1 , w_2 , w_3 w_n and 'b' is the bias input. The nonlinear execution function [21, 22] is f(x). The neuron processing is expressed with the help of equation.

The w_i is referred as the weights for the ith connections and b is the bias inputs. The behavior of the function f(x) is nonlinear excitation function. The most popular excitation function used are expressed as For linear function,

1

For log sigmoid function,

f(x) = x

For tan sigmoid function,

$$f(x) = \frac{1}{1 + e^{-x}}$$
$$f(x) = \frac{e^x - e^{-x}}{e^x + e^{-x}}$$

RESULTS AND DISCUSSIONS 2.

The Xilinx software simulation results for 8 input ANN Architecture is shown in figure 2 that presents the RTL level view of the developed chip. The RTL provides the details of all the pins used for the design of the chip. The Modelsim simulation result is shown in figure 3 that presents the simulation output of two test cases.

Test-1:

P1 < 7:0 > = "00000011" in binary = 3 in decimal, P2 < 7:0 > = "00000100" in binary = 4 in decimal, P3 < 7:0 > ="00000101" in binary = 5 in decimal, P4<7:0> = "00000110" = 6 in decimal, P5<7:0> = 00000101" in binary = 5 in decimal, P6<7:0>= "00000100" in binary = 4 in decimal, P7<7:0>= "00000011" in binary = 3 in decimal, P8 < 7:0 > = "00000010" in binary = 2 in decimal, W1 < 7:0 > = "00000001" in binary = 1 in decimal, W2 < 7:0 >= "00000010" in binary = 2 in decimal $W_{3}<7:0>$ = "00000011" in binary = 2 in decimal, $W_{4}<7:0>$ ="00000010" in binary = 2 in decimal, W5 < 7:0 > = "00000010" = 2 in decimal, W6 < 7:0 > = "00000001" = 1in decimal, W7<7:0> = "00000001" = 1 in decimal, W8<7:0> = "00000010" = 2 in decimal, b i<15:0> = "0000000110111100" = 220 in decimal, Then output will be Y <15:0> = "000000010010111" = 279 in decimal.

> http://www.ijesrt.com@ International Journal of Engineering Sciences & Research Technology [192]





[Jindal *et al.*, 9(5): May, 2020] ICTM Value: 3.00 ISSN: 2277-9655 Impact Factor: 5.164 CODEN: IJESS7



Fig. 2: RTL View of 16-Point ANN architecture chip

http://<u>www.ijesrt.com</u>© *International Journal of Engineering Sciences & Research Technology* [193]





[Jindal *et al.*, 9(5): May, 2020] ICTM Value: 3.00 ISSN: 2277-9655 Impact Factor: 5.164 CODEN: IJESS7

- Insure in 1	Laconsein	Innoncoli	boossiada	tocooccin	Inconscio
Insurant D	00001010	0000001	50000101	100000010	100001010
damage /n 1	00000100	00000100	50000010	100000110	100001100
Anauro/hit	00001101	00000101	5000001	100001000	000001100
Insorrint	0000110	00000101	Toppoont		100001110
Aneutran / Till	0000111	00000101	Toppont		TROOPINE
/neuron/p7	00010000	00000000	500000100	10000011	tappi podp
Mealor/18	00010001	0000000	50000011	100001000	100010001
/neuron/w1	00000010	0000001	0000000	1000000	10000010
ineuro/w2	00000011	00000000	10000001	1000000th	100000011
(neuron/w3	00000100	0000001	100000100	Inconcella.	Topogatida
/negion/ie4	00000101	00000000	1000001dl	Tapanovah	Incontral
/neuton/w5	U0000110	00000000	100000110	20000010h	100000110
(meuron/w6	00000111	0000001	00000101	100000110	100000111
Ineuron/w7	00001000	00000001	100000100	100000110	100001000
Ineuron/will	00001001	00000010	100000011	100001000	100001001
/reacon/b_i	0000000011010010	0000000011011100	0000000100101100	1000000001100100	1000000011010010
/neuron/s	00000001101001110	000000100010111	100000001100100b0	10000000h010001h0	10000001101001110
Aveuron/s	0000001101001110	0000000100010111	10000000110010000	20000000101000130	10000001101001110
/neuron/m1	000000000000000000000000000000000000000	0000000000000011	2000000000001010	10000000000000000000	1000000000010100
/neuron/m2	0000000000100001	000000000000000000000000000000000000000	200000000000000000000000000000000000000	1000000000001000	100000000000000000000000000000000000000
/neuron/m3	0000008000110000	0000000000001111	100000000001000	100000000000000000000000000000000000000	10000000000110000
/neuion/is4	00000001000001	6000000000001100	00000000000001b1	1000000000000000000	10000000001000001
(meuron/m5	000000000000000000000000000000000000000	010100000000000000000000000000000000000	000000000000000000000000000000000000000	10000000000001111	10000000001010100
/neuron/m6	000000001101001	0000000000000100	2000000000011001	1000000000011110	10000000001101001
/reuton/m7	000000018000000	00000000000011	200000000000000000000000000000000000000	1000000000110001	1000000000100000000
/meuron/mag	000000010011001	000000000000000000	\$000000000000000001	10000000001001000	10000000010011001
/neuton/add1	000000000110101	000000000001011	0000000000010031	10000000000000000000000000000000000000	0000000000110101
/neuron/add2	000000001100101	000000000011010	0000000000011091	20000000000011100	10000000001100101
meuron/add3	00606660010100110	0000000000100110	000000000000000000000000000000000000000	1000000000111100	10000000010100110
/neuron/add4	0000000011111010	0000000000110000	20000000000110030	10000000001001081	10000000011111010
/neuron/add5	000000101100011	6000000000110100	0000000001001031	10000000001101001	10000000101100011
/neuton/add6	0000000111100011	0000000000110111	000000001011011	10000000010011010	10000000111100011
freeuron/add7	0000001001111108	0000000000111011	000000001100100	10000000pt 11000b 0	10000001001111100
Robe Sciences	0000001101001110	0000000100010111	[0800000]10010000	10000000101000110	10000001101001110
	- uning	50 rte	100 m 150 m	200 mi 250 mi	300 ms 350 ms 400
	561845 cs	Serie Series			a desta desta de com

Fig.3 Modelsim simulation of 8 input ANN with test-1

3. XILINX DEVICE UTILIZATION SUMMARY

Xilinx is one of the largest manufacturers of FPGA and ASIC based solutions. Xilinx has become the semiconductor industry leader in business targets, market coverage of the forefront of technology. In the Xilinx, the designer can develop the code using any HDL programming language such as VHDL or Verilog HDL. After that, the design is checked and functionality simulated in the Xilinx. In this tool, the chip is designed to design and its Register Transfer Logic (RTL) view and schematic can be seen. It is a tool used to test the code on the FPGA platform with different test benches. The tool provides complete information of simulation, synthesis, and timing analysis. The pre-synthesis parameters can be extracted from the tool such as hardware parameters, timing parameters and memory utilization etc. The percentage of hardware includes No. of slices. Of input LUTs, No. of bounded IOBs and No. of Gated Clocks (GCLKs) used in design implementation. Timing details provides the knowledge of the maximum frequency and combinational delay. To complete the design, the total memory utilization report of the hardware gives the details of the hardware utilization for 8 input ANN. Table 1 presents the utilization report of the hardware parameters and table 2 presents the timing results.

Test-2:

P1 = "00000101" in binary = 5 in decimal, P2"00000011" in binary = 3 in decimal, P3 = "00000010" in binary = 2 in decimal, P4 = "00000011" = 1 in decimal, P5 = "00000011" in binary = 3 in decimal, P6 = 00000101" in binary = 5 in decimal, P7 = "00000100" in binary = 4 in decimal, P8 = "00000011" in binary = 3 in decimal, W1 = "00000010" in binary = 2 in decimal, W2 = "00000011" in binary = 3 in decimal W3 = "00000100" in binary = 4 in decimal, W5 = "00000110" = 6 in decimal, W6 = "00000101" in binary = 5 in decimal, W7 = "00000100" in 45 binary = 4 in decimal, W8 = "00000011" = 3 in

http://www.ijesrt.com© International Journal of Engineering Sciences & Research Technology
[194]



decimal, $b_i = "000000100101100" = 300$ in decimal, Then output will be Y = "0000001100100000" = 400 in decimal.

Parameter	ANN	ANN	ANN	ANN
	(8 input)	(16 input)	(32 input)	(64 input)
Slices Usage	355	710	1420	2807
Slice flipflops	418	524	1014	1608
LUTs Usage	648	1025	2212	5120
IoBs	178	181	181	181
GCLKs	1	1	1	1
Memory Usage	116688 kB	121518 kB	142791 kB	166868 kB

Table 1: Hardware summary	for 16 input ANN	for SPARTAN 3E FPGA

4. CONCLUSION

A neural network is produced by a sequence of nodes called neurons that are structured in layers. Each neuron in a layer is associated with each neuron in the next layer through a weighted relationship. The hardware chip of 16 input ANN architecture is designed in Xilinx ISE 14.2 software successfully and simulated in Modalism 10.0 software. The designed chip is synthesized on SPARTAN-3E FPGA. The designed chip support the frequency of 235 MHz. The timing detail parameters are a minimum period (ns), the minimum time before clock signal (ns), maximum time after clock signal (ns) and combinational delay (ns) which are estimated as 2.417 ns, 3.240 ns, 6.290 ns and 9.120 ns respectively.

REFERENCES

- [1] Acharya, U. R., Bhat, P. S., Iyengar, S. S., Rao, A., andDua, S. (2003). Classification of heart rate data using artificial neural network and fuzzy equivalence relation. Pattern Recognition, 36(1), 61-68.
- [2] Bose, B. K. (2007). Neural network applications in power electronics and motor drives- an introduction and perspective. IEEE Transactions on Industrial Electronics, 54(1), 14-33.
- [3] Gharehbaghi, A., Sepehri, A. A., and Babic, A. (2019, May). Forth Heart Sound Detection Using Backward Time-Growing Neural Network. In International Conference on Medical and Biological Engineering (pp. 341-345). Springer, Cham.
- [4] Himavathi, S., Anitha, D., and Muthuramalingam, A. (2007). Feedforward neural network implementation in FPGA using layer multiplexing for effective resource utilization. IEEE Transactions on Neural Networks, 18(3), 880-888.
- [5] Kalyan, K., Jakhia, B., Lele, R. D., Joshi, M., and Chowdhary, A. (2014). Artificial neural network application in the diagnosis of disease conditions with liver ultrasound images. Advances in bioinformatics, 2014.
- [6] Maeda, Y., and Wakamura, M. (2005). A simultaneous perturbation learning rule for recurrent neural networks and its FPGA implementation. IEEE Transactions on Neural Networks, 16(6), 1664-1672.
- [7] Mukhopadhyay, I., and Chakraborty, M. (2014). Hardware Realization of Artificial Neural Network Based Intrusion Detection and Prevention System. Journal of Information Security, 5(04), 154.
- [8] Patil, S., Saxena, A., Talreja, T., and Bhatti, V. (2019). Medical Diagnosis of Ailments through Supervised Learning Techniques on Sounds of the Heart and Lungs. In Soft Computing and Signal Processing (pp. 253-262). Springer, Singapore.
- [9] Patidar, S., Pachori, R. B., and Acharya, U. R. (2015). Automated diagnosis of coronary artery disease using tunable-Q wavelet transform applied on heart rate signals. Knowledge-Based Systems, 82, 1-10.
- [10] Shi, W. Y., and Chiao, J. C. (2018). Neural network based real-time heart sound monitor using a wireless wearable wrist sensor. Analog Integrated Circuits and Signal Processing, 94(3), 383-393.

http://www.ijesrt.com© International Journal of Engineering Sciences & Research Technology
[195]

